



























Simulation of Voltage Source Converter Based Shunt Active
Filter in EMTP-RV
Dinesh Khera
The deterioration in power quality due to the increase in non linear loads has sparked a new interest
in the filtering techniques used in transmission and distribution systems. Unlike passive filters, ac-
tive filters are adaptable to rapidly changing source impedance and provide the necessary harmonic
compensation for varying non-linear loads.
This thesis models a Voltage Source Converter (VSC) based shunt active filter (SAF) to filter
harmonics due to large non linear loads. SAF compensates the harmonics by injecting a compen-
sating current which is equal in magnitude but opposite in phase to the disturbance in the system.
The power circuit of this SAF consists of a three-phase VSC and the switching signals for this
converter is generated by hysteresis based current modulation method. The controller uses the
sinusoidal current control strategy of the generalized instantaneous p-q control theory to calculate
the reference compensating current.
Proposed SAF is simulated using EMTP-RV simulation package under steady state and dy-
namic conditions and its effectiveness in mitigating harmonics is tested. The stability and response
of the SAF is also tested satisfactorily under transient load and severe AC / DC fault conditions.
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Non linear loads like static power converters, DC power supplies and adjustable speed motor drives
do not draw sinusoidal current from the source. This non-sinusoidal load current distorts the volt-
age waveforms due to the flow of harmonics. These harmonics affect the performance of the
electrical machines and cause interference in adjacent telephone lines. Moreover, these harmonics
also deteriorate the quality of supplied power and utilities are often forced to use power factor
improvement capacitors to improve the power quality of the distribution system. These capacitors
in turn can cause resonant conditions in the network that may result in higher levels of harmonic
voltage and current distortion.
In a typical High Voltage Direct Current (HVDC) system, the switching action of converters are
the major source of these harmonics. A number of industry standards are available that recommend
the permitted amount of harmonics in the system. Electrical utilities are resorting to a number of
corrective measures to comply with these standards to provide a good quality of power to the
consumers [1].
Reduction of harmonics from a transmission or distribution system is an expensive proposition.
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The cost of filtering the harmonics amounts to almost 10% to 15% cost of the whole HVDC station
costs [2] as shown in Fig. 1.1.
Figure 1.1: HVDC station and filter cost [2]
A number of filter configurations have been proposed to reduce the harmonics in the system.
Traditionally, shunt connected passive filters (PFs), tuned at dominant harmonic frequencies, have
been used in the HVDC systems. These PFs are found to be very sensitive to the changes in
source impedance and system frequency and furthermore there is a possibility of series or parallel
resonance between system impedance and the filter.
On the other hand, an active filter (AF) is able to tune itself to a continuously changing system
frequency and source impedance. These active filters act as a controlled voltage source in series
configuration or a controlled current source in parallel configuration. These filters mitigate har-
monics and provide reactive compensation for the whole system. A number of active filter topolo-
gies like series active filters (SeAF), shunt active filters (SAF) and hybrid active filters (HAF) have
been developed in the recent past.
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Although the initial cost of the AF can be high due to the power ratings of the converter, its
operating cost is often low and fairly constant. It is much easier to adjust the filtering performance
of active filters to meet the stringent allowable harmonic distortion levels. PFs on the other hand,
have to be tuned frequently to adjust the filtering performance based on the changes in the load.
Stringent harmonic distortion limits has increased the installation and operating costs of the PFs,
thus making the option of using AFs economically viable.
Fig. 1.2 plots the relationship between allowable interference level in a transmission or distri-
bution system to the initial cost of an AF and PF [2]. The cost of PF rises exponentially whereas
AF cost follows a linear relationship with the allowable interference level in the system. So, as the
harmonic standards become more stringent, the active filter is emerging as a more cost effective
option.
Figure 1.2: Conceptual diagram of allowable interference level and filter cost [2]
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1.1 Benchmarking/Literature Review on Filters
The problem of harmonic distortion is not new and a number of studies [3] have been done to
understand the nature of harmonics, their causes and potential impact on the distribution and trans-
mission systems. These harmonics lower the power factor and cause distortion in the source volt-
age. Harmonic loads are always changing and in order to ensure a good and reliable power quality,
utilities carry out analysis of the supplied power to understand the source and trends of harmon-
ics. Most of these studies [4] attribute the increase of non linear residential loads by customers,
as a major factor in the increase of the overall system’s harmonic distortion levels. These studies
propose more stringent harmonic guidelines and accountability for the residential loads.
Institute of Electrical and Electronics Engineers (IEEE) took the lead by publishing a rec-
ommended practice and guideline for controlling the harmonics in the power system. IEEE-519
attempts to establish reasonable steady state harmonic limits for both the electric utilities and their
customers. Utilities typically use this broader IEEE-519 guideline to come up with their own
harmonic standards. For instance, BC Hydro used the IEEE-519 guidelines to prepare their own
guidelines [1] for the allowable harmonics in the system.
The total harmonic distortion (THD) factor is commonly used to define the harmonic content
in voltage and current waveforms. THD is defined as the percentage of root mean square (rms)
value of harmonics to the rms value of the fundamental component of the voltage or the current
waveform. Voltage THD below 5% is generally accepted while values above THD of 10% are
definitely unacceptable. Higher THD leads to a poor power factor and lowers the efficiency of
equipments [3].
Currently, most of the utilities place PFs in shunt configuration near the load to mitigate these
harmonics. These PFs are tuned LC filters designed to mitigate the dominant harmonic frequencies.
These filters have a number of design limitations. Changes or modifications in the transmission
CHAPTER 1. INTRODUCTION 18
system can detune the PF, which results in higher harmonic distortion or even damage to filters in
extreme cases. In [5], the constraints and limitations in implementing an effective PF are discussed.
These constraints spurred an increase in study, analysis and implementation of AFs [6] [7].
The concept of AFs using PWM inverters was presented by L. Gyugyi and E. C. Strycula in
1976 [8]. This concept was put in to practical use only in the 1980’s when high speed switching
devices became readily available. The success of this concept accelerated the research in the area
of AFs.
In [9] a comparison has been made between PFs and AFs. Numerous possible active filter con-
figurations, control strategies, related economic and technical considerations have been reviewed
in [10]. References [6] [7] [10] also show that the performance of active filters is not constrained
by the changes in the system impedance of the power distribution system.
The generation of an accurate reference compensation signal by the controller plays a very
important role in the effectiveness of the AFs in mitigating harmonics. A number of parameters
like system voltage and load current are measured from the transmission system to determine the
harmonics in the system. Numerous control strategies have been proposed for these active filters.
Initially Fourier transform method was used to extract the phase and amplitude of the harmonic
components [7]. This technique samples the complete cycle of the signal to generate the Fourier
coefficients and is suitable for varying load conditions, where response time is not a major factor.
This method of harmonic extraction increases the response time of the filter.
Akagi et al. proposed the instantaneous reactive-power (p-q) theorem in 1984 [11] to generate
the reference compensating signal. According to this theory, three-phase measured voltages and
currents are transformed in to a stationary reference frame (αβ0 coordinates). Instantaneous active
and reactive power are calculated from these αβ coordinates and the oscillating portion responsible
for harmonics in the system is extracted using a digital filter. This filter can be tuned to different cut
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off frequencies depending upon the compensation characteristics of the active filter. This extracted
portion is transformed using Clark’s inverse transformation to obtain the reference compensation
signal. This theory is limited to a three-phase system with no zero sequence current.
Later, a generalized theory of instantaneous reactive power (p-q) for three-phase power systems
was proposed in [12], which removes all the drawbacks of [11]. This theory does a very good
job of obtaining a reference compensation signal under sinusoidal or non-sinusoidal, balanced or
unbalanced, three-phase power systems with or without zero sequence currents and/or voltages
under steady state and transient conditions.
In [13] another method of extraction of compensation signal using Park’s Transformation was
proposed. According to this theory, the three-phase system voltage and current variables are trans-
formed into a synchronous rotating frame (dq0 coordinates) to calculate the instantaneous active
and reactive current components. This paper also compares the harmonic compensation perfor-
mance of this theory with the p-q theory.
The reference signals generated by these AF controllers are processed by the pulse width mod-
ulation (PWM) controllers. These controllers use a number of control techniques like linear control
method and hysteresis control methods to generate the gate on / off signals for the insulated gate
bipolar transistor (IGBT) switches. In [14] both these control techniques are discussed in detail.
These techniques use the error signal generated by comparing the reference compensation current
signal with the actual compensated current flowing in the AF, to generate the switching signals.
In a linear current controller, this error signal is filtered by proportional integral (PI) controller
and then compared with a sawtooth signal through a PWM controller to generate the gate signals
for the IGBT’s. Reference [15] finds this technique can reduce the system’s speed of response.
Hysteresis current controller on the other hand, derives the switching signals from the compar-
ison of the error with a fixed hysteresis band. The main drawback of the hysteresis method is that
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this technique produces a varying modulation frequency for the power converter, which affects
the ability of the filter to counteract resonances in the circuit [15]. The advantages of using the
hysteresis current controller is its performance in transient state with its controllability of the peak
to peak current ripple within a specified hysteresis band.
PWM converters act as a controlled current source and are responsible for synthesizing the
compensating current that should be drawn from the power system. A number of studies have been
done using the current source converter (CSC) or voltage source converter (VSC) topology in the
power stage of the filter. In VSC, a DC capacitor provides the three-phase instantaneous reactive
power, whereas in CSC, a DC inductor is used to provide reactive power compensation. According
to [16], VSC has higher efficiency near the nominal operating point, where the compensating
currents are high. CSC has higher efficiency if the power supplied to the load is low. In addition,
CSC has been said to have drawbacks compared to the VSC, such as high on state losses in the
PWM bridge and inefficient inductive energy storage element on the DC side of the bridge.
In [17], it has been shown that VSCs are cheaper compared to CSCs due to the fact that the
freely available IGBT module in the market has a free wheeling diode connected in anti parallel
configuration, making it more suitable for VSC configuration. These factors have led to VSC
topology being adopted in many practical applications.
There are a number of AF configurations. These include SeAFs, SAFs and HAFs. Compen-
sation principle and theoretical analysis of a SeAF has been described in [18]. In this study, an
800 W SeAF is used to mitigate the harmonics generated by a 3000 W load and the simulation
results demonstrate the ability of this topology in preventing the propagation of harmonics in the
distribution system. This type of filter also eliminates the parallel resonance between the shunt PF
and the source impedance.
In [19], an analysis of a SAF supplying the reactive power and harmonics with hysteresis
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current control method, has been adopted to give satisfactory dynamic control to the system. Sim-
ulation results from steady state and transient system studies are also presented. In this scheme, a
SAF has been used in conjunction with a PF. SAF absorbs the lower order harmonics whereas the
high pass filter (HPF) absorbs the higher order harmonics.
A combined system of shunt PF of 10 kVA and a SeAF of 0.45 kVA for harmonic compensation
of 20 kVA rectifier has been discussed in [20]. This design compensates for the harmonics by
acting as an isolator between the power source and the rectifier and also improves the filtering
characteristics of the PF.
All the types of AFs mainly SeAFs, SAFs and HAFs have also been used in a number of
practical applications in Japan. Some of the applications discussed below have been presented
in [20].
A 300 kVA SAF responsible for harmonic current filtering, as well as power-factor correc-
tion, and load balancing has been used successfully in a water-processing plant in Japan. Toshiba
Mitsubishi-Electric Industrial Systems Corporation in Japan has also developed a 21 MVA series
active filter for voltage-flicker reduction for two AC arc furnaces.
Similarly, an example of the practical installation of HAFs using a combined system of a SAF
of rating 900 kVA and a shunt PF of rating 6600 kVA has also been discussed. This filter was
installed to suppress the harmonics produced by a large capacity cyclo-converter for steel mill
drives.
A HAF consisting of a SeAF rated at 5 MVA and a shunt PF rated at 25 MVA has also been
installed at the Yamanashi test line for mitigating the harmonics generated by high-speed mag-
netically levitated trains. The SeAF plays an essential role in damping out harmonic resonance
between the shunt PF and power system impedance upstream of the PF.
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1.2 Research objectives
The objective of this research is two fold:
• Develop a SAF for use on the AC side of an HVDC transmission system to provide harmonic
compensation with minimum time delay and able to reduce the THD of the source voltage
and current within 5% of the magnitude of the fundamental component. Moreover this filter
should be able to withstand transients and AC / DC fault conditions.
• Develop a control strategy for the above filter for generation of reference compensating
signals and switching signals for the VSC.
As part of the first objective, this research develops a 6 switch VSC based Electromagnetic
Transients Program - Revised Version (EMTP-RV) model of a SAF for use on the AC side of the
HVDC transmission system. This SAF replaces the existing PFs for fifth and seventh harmonic
and does an effective job of filtering out these harmonics. This filter also provides the reactive
power to the system. The response and stability of this proposed SAF is tested under steady state
and transient conditions. Besides, this SAF is also simulated to test its performance under various
AC / DC fault conditions.
For the second objective, this research analyzes the use of the generalized instantaneous p-q
theorem to detect the load current harmonics that are used to generate the switching signals for the
VSC switches.
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1.3 Thesis Overview and Organization
The principal theme of this work is to evaluate the performance of the SAF on the AC side of
HVDC system and to critically analyze the generalized p-q theory of instantaneous power. This
thesis consists of this introductory chapter and six other chapters arranged as follows: Relevant
background material is presented in Chapter 2. This chapter defines harmonics, and gives an
overview of different types of filters currently in use in HVDC system. The notation and concepts
introduced in Chapter 2 are essential to the analysis and optimization performed in this thesis.
Chapter 3 presents the topology of the proposed SAF along with the operating principles and
the control strategy used in this research.
In Chapter 4, SAF controls are presented in detail. The complete control strategy has been
divided in to a number of control blocks. The design and the configuration of these blocks has
been explained in detail. These blocks are simulated in EMTP-RV to highlight their contribution
in the generation of the reference signal.
Chapter 5 begins by presenting the simulation results and analysis by applying the SAF being
researched in this thesis to a HVDC system. Simulation results are shown in steady state and
transient conditions. Besides this, the effect of a number of AC / DC fault conditions on the
stability and response on this proposed SAF are also presented.





Harmonics are defined as disturbances in a power system that would deteriorate the overall quality
of power supplied to the customers. These harmonics could be categorized into characteristic or
non characteristics harmonics based on their frequency. In characteristic harmonics, the frequency
of these harmonics is an integer multiple of the fundamental frequency whereas in non character-
istic harmonics, these harmonics are not an integer multiple of fundamental frequency. This thesis
will focus on characteristic harmonics only.
Fig. 2.1 shows a 60-Hz sinusoidal waveform showing different characteristic harmonics [21].
Amplitude of these harmonics is 1/n and frequency is n times the fundamental frequency, where n
is the harmonic number.
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Figure 2.1: Fundamental, third, and fifth harmonics [21]
Equation (2.1) reflects a standard waveform with harmonics.
f (t+T) = f (t) (2.1)
where T is the period of the waveform and t is any value of time. Such repeating functions can
be viewed as a series of components, called harmonics, whose frequencies are integral multiples
of the power system frequency [21]. Typically, only odd harmonics are present on the AC side of
power system and even harmonics are present on the DC side of the power system.
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2.2 Harmonic Sources
There are a number of harmonic sources, some of which have been listed below:
• Non Linear Loads like static power converters, electrical traction systems in industries and
electronics used in domestic appliances are a major source of harmonics.
• Power Factor Improvement Capacitors installed by utility for power factor correction could
interact with the system impedance at a frequency called resonant frequency. This resonant
frequency can coincide with the characteristic frequency of the system to create harmonics
in the system.
• Saturated power transformers also act as non linear load sources and can generate harmonics
in the system.
2.3 Harmonic Effects
The effects of harmonics are as under:
• High harmonic frequencies cause an increase in audible noise and the voltage flicker caused
by these harmonics can be uncomfortable for human eyes.
• Harmonics increase the operating temperature of the electrical motors and transformers due
to the increase in the copper and iron losses in the core. This increase in temperature leads
to the lower efficiency of the machines.
• Fifth and seventh harmonics can cause mechanical oscillations in generators or motors [22].
These harmonics can create even harmonics on the AC side. The fifth harmonic, being a
negative sequence harmonic, will rotate the stator in backward direction. This harmonic will
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induce a sixth harmonic current in the rotor due to the net rotational difference between the
fundamental frequency and the fifth. Similarly, seventh harmonic being a positive sequence
harmonic, will rotate the stator in a forward direction , thus causing a sixth harmonic in the
rotor due to the net rotational difference between the seventh and the fundamental frequency.
• Resonant conditions caused by harmonics can shorten the life of capacitors and increase the
erroneous operation of the metering and instrumentation devices.
• Harmonics can also cause derating of electrical switch-gear and protective circuitry like fuses
and circuit breakers.
• Harmonics have the tendency of producing magnetic and electric fields that will affect the
telephone cables and other communication system in the close proximity of the transmission
system.
2.4 Harmonic Types
IEEE-519 specifies five different types of waveform distortion in a power system. They are mainly
DC offset, harmonics, inter-harmonics, notching and noise. This research focusses on the harmon-
ics only. Harmonics can be produced both on the AC side and DC side of the HVDC transmission
system. Both AC side harmonics and DC side harmonics have been discussed in the underlying
section.
2.4.1 AC Side Harmonics
HVDC converters are responsible for generating current harmonics on the AC side of the HVDC
transmission system. For example, on the AC side of a 6-pulse HVDC converter which has been
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used in this thesis, characteristic current harmonics of the order of 5, 7, 11, 13..... and higher are
generated. PFs, AFs or a combination of both AFs and PFs tuned to harmonic frequencies are used
to reduce the amount of harmonics to the limits defined by the local standards. These filters serve
the purpose of limiting the harmonics and to generate the reactive power (MVAR) consumed by
the converter during the conversion process. Switching harmonics are generated as a multiple of
switching frequency.
Non characteristics AC harmonics are generated in the converter if the firing circuits of the
thyristors do not operate symmetrically. These harmonics have a much lower magnitude but these
have a tendency of creating problems in parallel resonance condition with the characteristic har-
monic.
2.4.2 DC Side Harmonics
HVDC converters generate high frequency ripples on the DC voltage, which in turn can create
disturbances in the adjacent telephone lines. PFs, AFs or a combination of both AFs and PFs can
be used on the DC side of HVDC transmission lines in order to reduce the ripple to an allowable
level dictated by local regulations. For example, on the DC side of a 6-pulse HVDC converter,
voltage harmonics of the order of 6, 12, 18, 24..... and higher are generated. DC filters are generally
smaller and less expensive than the filters on the AC side.
2.5 Harmonic Reduction Methods
This section discusses the general properties of various harmonic reduction approaches. The ad-
vantages, disadvantages, and limitations of these approaches are also compiled in this section.
Harmonic distortion can be reduced in power distribution systems by installing harmonic filters in
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the distribution system. Harmonic filters can be categorized in to following three categories.
• Passive filter
• Active power filter
• Hybrid active power filter (combination of active and passive filters)
2.6 Passive Filters (PFs)
PFs have been the traditional and the simplest way to reduce the harmonic distortion. Config-
ured combinations of inductors, capacitors and resistors are used to tune the filters to the control
harmonics [5]. Common types of passive filters and their configurations are shown in the Fig. 2.2.
Figure 2.2: Passive Filter Configurations [5]
PFs can be classified in to low pass filters (LPFs) and HPFs. LPFs are also called notch filters
and are connected in shunt with the main distribution bus. These filters are tuned to present low
impedance to a particular harmonic frequency to ground. A HPF on the other hand, removes
harmonics above its cut off frequency.
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Advantages of PFs:
• PFs mitigate the harmonic voltages and currents in an AC distribution system to the levels
dictated by the local regulations.
• These filters also provide the reactive power needed by the converters to carry out the con-
version process.
Disadvantages of PFs:
• PFs cannot vary the reactive power provided by them under low load conditions. This may
cause over-voltages in the system [11].
• The performance of this filter is dependent on the ever changing source impedance.
• PFs can cause resonance which affects the stability of the power distribution systems [5].
• Changes in the component values due to frequency variation or component aging can detune
the filter.
2.7 Active Filters (AFs)
AFs are generally used in place of PFs to inject current or voltage depending upon the way they
are connected in the network. This injected current / voltage is opposite in phase and equal in
magnitude to the harmonics in the system. AFs use a lot of power electronics components to carry
out the filtering and they can be used on both AC as well as DC side of the network. Generally
on the AC side of the network, filters along with attenuating the harmonics are also responsible
for the supply of the reactive power needed by the network. So a DC capacitor of high ratings
is normally needed to cater to the reactive power requirements of the AC network and AF takes
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care of the filtering requirements. Since there is no requirement of reactive power on DC side, so
no capacitors are needed. So these filters are more economical on the DC side. Apart from the
cost, stringent requirements from the utilities for filtering harmonics, availability of fast, economic
power switches for the converters have made the use of active filters very common. A CSC or
VSC can be chosen for an active filter function, although VSCs are more common [23]. AFs
can be connected in series, shunt or hybrid configuration. A number of factors including cost,
integration and applicable harmonic filtering standards by the utility need to be considered before
a decision on the filter configuration is done.
2.7.1 Shunt Active Filters (SAFs)
SAFs are connected in shunt with the distribution line and they compensate the harmonics by
injecting compensating currents, equal in magnitude but opposite in phase to the disturbances in
the system. This eliminates the harmonics in the transmission system to make the source voltage
and source current waveforms sinusoidal. Depending upon the objective of the SAF, harmonic
compensation can eliminate oscillations in the real power, can improve power factor or eliminate
current harmonics from the distribution system. Constant real power compensation can be provided
by SAF by compensating the oscillating real power (p̃) and imaginary power (q) of the load.
Fig. 2.3 describes the basic concept of a SAF [17]. In this configuration, a non linear load
draws a current iL from the source. The load harmonics generated by this load is compensated by
the SAF by synthesizing the compensating current that should be injected in to the power system.
SAF consists of a VSC with a PWM controller and AF controller. The AF controller generates
the reference instantaneous compensating current signal in real time. This signal is processed by
PWM current modulation controller to generate the switching signals for the VSC. The conduction
and switching losses of the VSC is provided by the capacitor connected to the VSC.
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Figure 2.3: Shunt Active Filter [17]
2.7.2 Series Active Filters (SeAFs)
SeAFs are connected in series with the distribution bus using a transformer. This filter isolates the
harmonics between the source and non linear load by presenting zero impedance for the funda-
mental component and a very high impedance for the harmonics. The SeAF behave as controlled
voltage source by injecting compensating voltage, which is equal in magnitude but opposite in
phase to the harmonics in the source voltage. A high magnitude of the fundamental current in the
distribution line increases the rating of the active filter and the isolating transformer. This increases
CHAPTER 2. BACKGROUND 33
the losses in the active filter and makes the whole configuration expensive as compared to the SAF.
These SeAFs can be used in systems that supply power to voltage sensitive devices requiring a
pure sinusoidal voltage source.
The basic topology of a SeAF [24] has been described in Fig. 2.4. In this configuration, a
non linear load draws a current iL from a source supplying a balanced sinusoidal current. SeAF
generates a compensating voltage which forces the harmonic currents generated by the non linear
load to become zero. This compensating voltage is generated by a VSC with a PWM controller
and AF controller. The reference compensating voltage signal is generated by the controller in real
time. This signal is processed by PWM controller to generate the switching signals for the VSC,
which in turn generates the compensating voltage.
Figure 2.4: Series Active Filter [24]
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2.8 Hybrid Active Filters (HAFs)
HAFs are the combination of conventional AFs (SAF, SeAF) and PFs. The disadvantages of con-
ventional AFs lies in the difficulty of realizing a high rating AF, both initial and running cost
are high and the injection current from these filters can flow in to other PFs [25]. In HAF con-
figurations, the PF is used to cancel the dominant harmonics of the load and AF improves the
performance of the PF. This results in lower power rating of the AF and the problems associated
with the PF are also reduced.
The example of one configuration of HAF is shown in Fig. 2.5. This HAF is composed of
combination of SeAF and a shunt PF [24]. SeAF offers high impedance to the load harmonics
causing them to flow through the PF.
Figure 2.5: Hybrid Active Filter [24]
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2.9 Chapter Summary
This chapter introduced the concept of harmonics and different harmonic reduction methods mainly
PFs, AFs and HAFs. A review of the effects of these harmonics on the power quality and on the
efficiency of the electrical equipment was done. The traditional method of using PFs was presented
and its advantages and limitations were discussed. AFs have been introduced as an alternative to
PFs due to their ability to compensate fast changing harmonic current and fundamental reactive





Harmonic distortion of the source current is caused by the harmonics generated by the non linear
load. These harmonics draw an additional harmonic current from the power system, along with the
fundamental component of current drawn by the load. This harmonic current distorts the voltage
available to the load. Additional voltage drop across the source impedance due to this additional
harmonic current further degenerates this voltage.
The harmonics when looked in the perspective of the power flow in the system, consists of the
oscillating real power and the imaginary power as shown in Fig. 3.1. The oscillating real power
represents the oscillating energy flow per unit time and it does not contribute to the energy transfer
from source from load. Similarly imaginary power is basically three-phase reactive power and
does not contribute to the energy transfer. SAF is able to mitigate harmonics by compensating the
oscillating real and imaginary power of the load to ensure a constant real power supply to the load.
An existing HVDC transmission system, available in the examples section of the EMTP-RV
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software has been used as the base system in this thesis. Source impedance was increased to
magnify the impact of additional voltage drop of the harmonic current on the voltage available
to the load at point of common coupling (PCC). Existing fifth and seventh harmonic filters were
removed to increase the harmonics in the system. VSC based SAF was substituted in the place of
these PF’s to verify the effectiveness of SAF in mitigating the harmonics.
Figure 3.1: Power Flow Schematic
3.2 Operating Principle
This research uses the shunt current compensation method to restrict the penetration of the load
harmonics into the power system.
Fig. 3.2 shows the operating principle of the shunt current compensation [17]. A non linear
load draws a fundamental current component ILF and a harmonic current ILh from the source cur-
rent at PCC. The voltage drop of ILh across source impedance distorts the voltage waveforms and
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generates an additional harmonic current ISh in the system. An active filter connected in shunt con-
figuration compensates for these harmonic components to restrict the load harmonics at the load
terminals and to make the source voltage at PCC sinusoidal.
Figure 3.2: Operating Principle of Shunt Current Compensation
Fig. 3.3 shows a sinusoidal AC voltage source supplying power to a non linear load. The source
impedance has been designated as Zsource and its value has been increased from the base circuit
to simulate the effect of the increased voltage drop across the impedance on the harmonic current.
Apart from this, the non linear load is also a source of harmonics. The role of SAF is to com-
pensate for these harmonics, so that voltage available to the load at the PCC is sinusoidal. SAF
achieves the objective of this harmonic compensation by injecting a compensating current equal
in magnitude but opposite in phase to the harmonics generated by the load. SAF controller gener-
ates the reference compensating signal and the current modulation PWM controller generates the
switching signals for the VSC. SAF has been designed to mitigate the fifth and seventh harmonics
only while rest of the higher order harmonics are filtered by a HPF.
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Figure 3.3: Proposed System Topology
3.3 Overall System Configuration
Fig. 3.4 shows the system configuration of the proposed SAF modeled using EMTP-RV simulation
software.
The system consists of an AC source supplying power to a rectifier, which behaves as a non lin-
ear load. The inputs to the SAF controller are the instantaneous load current and the source voltage
signals whereas the outputs are the reference compensating current signals . The current modula-
tion controller compares this reference compensating current signal with the actual compensating
current signal, to generate switching signals for the VSC. The high frequency ripples generated by
these high switching signals are mitigated by the ripple filter (RF). The coupling transformer is a
step down transformer and it also acts as an isolator by preventing these high frequency signals
from entering the main transmission bus.
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Figure 3.4: Proposed System Topology in EMTP
CHAPTER 3. SYSTEM DESCRIPTION 41
The system can be divided in to 3 parts:
• CSC-HVDC transmission system
• SAF Power Circuit
• SAF Control Circuit
3.3.1 CSC-HVDC transmission system
A 400 MVA, 230 kV L-L AC voltage source at 60 Hz is connected to a CSC based HVDC trans-
mission system by an isolation transformer as shown in Fig 3.5. This isolation transformer has
been rated at 450 MVA, 230 kV / 209 kV L-L with Yg-Y configuration. The AC system has been
modeled somewhat of a weak system by incorporating an inductive source impedance of 44.5 mH
with a small resistance of 1.1 Ohm in series with it.
The secondary winding of the isolation transformer is connected to a six pulse bridge rectifier.
The model of rectifier has been derived from the EMTP’s library of examples. This rectifier be-
haves as a non-linear load. A 350 mH smoothing inductor connected on the DC side, removes the
ripples from the DC current and protects the rectifier against any surges. The DC voltage generated
by this rectifier is fed to a 242 kV inverter, which behaves as an ideal voltage DC source.
A second order HPF, tuned to a cut off frequency of 660 Hz, is connected at the PCC bus
to filter the higher frequency characteristic harmonics. There is no zero sequence current, as the
system is a three-phase, three wire system. The system parameters of this transmission system
have been listed in Appendix D.
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Figure 3.5: CSC based HVDC Transmission System
3.3.2 SAF Power Circuit
The proposed SAF power circuit consists of a step down coupling transformer, ripple filter (RF),
inductor, a three-phase full bridge VSC and a DC source as shown in Fig. 3.6.
Figure 3.6: SAF Power Circuit
SAF is connected in shunt with the base CSC based HVDC system at the PCC by a coupling
transformer. This coupling transformer has been rated at 100 MVA, 230 kV / 50 kV L-L with Yg-
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Y configuration. Wye grounded configuration on primary side enables the flow of zero sequence
current to ground due to an asymmetrical fault in the system. This coupling transformer optimizes
the ratings of the SAF.
VSC uses a two-level six-switch topology and the switching / conducting losses of the switches
is provided by a DC battery. VSC consists of six IGBTs, each connected to an antiparallel diode
across them as shown in Fig. 3.7. IGBTs have been used in this VSC topology due to their ability
to operate at very high switching frequency to generate accurate reference currents. These switches
have been modeled as an ideal switches. Snubbers are connected across these IGBTs and diodes
to protect them from voltage (dv/dt) and current (di/dt) stresses [14] as shown in Fig. 3.8.
Figure 3.7: VSC Power Topology
Switching signals generated by the PWM controller are the firing signals for these IGBTs. The
VSC along with the inductor behaves as a current source. The inductor ensures that the actual
compensating current follows the reference compensating current generated by the SAF controller.
CHAPTER 3. SYSTEM DESCRIPTION 44
Figure 3.8: IGBT with snubbers
Frequent switching of the IGBTs in the VSC produce high frequency switching ripples in
the compensation current. The leakage inductance of the transformer, inductor and the passive
second order RF suppresses any high frequency currents generated by these switching ripples from
entering the transmission. This RF is a high pass filter tuned to a dominant harmonic frequency of
1200 Hz. The detailed design of RF has been presented in Appendix B.
The switching and conducting losses of the switches in the VSC are supplied by a DC battery
source in this simulation model. In practice, DC capacitors are used as an energy storage element
for supplying the switching and conducting losses by the switches in the VSC. The voltage of this
DC capacitor is kept around a fixed reference value by drawing an extra amount of real power from
the source. A DC voltage regulator determines the magnitude of this extra amount of real power
(ploss), which is then added to the oscillating power that needs to be compensated. A proper sizing
of DC capacitor is needed to prevent voltage fluctuations in the system due to the frequent charging
and discharging of capacitor to supply the losses in the VSC.
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Due to time constraints, the DC capacitor and the voltage regulator were not done as part of
this research. So the extra real power (ploss) needed for additional flow of energy to / from the
DC capacitor has been taken as zero in this research. This addition of capacitor will need a small
change in control strategy and this has been added in the section of suggestions for future research
in Chapter 6.
3.3.3 SAF Control Circuit
The primary role of SAF control circuit is to provide switching signals for the VSC for it to generate
an accurate compensating current. SAF control circuit consists of two main controllers as listed
below. These controllers are discussed in detail in chapter 4.
• SAF Controller: This controller uses the sinusoidal current control method to generate the
reference compensation signals. The harmonics in the system are detected using instan-
taneous source voltage and load current signals as inputs and this controller generates the
instantaneous reference compensating current with the aide of the p-q theory as output of
this controller. This signal is equal in magnitude but opposite in phase to the harmonics
present in the source current waveforms.
• Current Modulation Controller: This controller is also called PWM controller and is respon-
sible for generating the switching signals for the VSC. This controller compares the actual
compensation current in the system with the reference current signal produced by the SAF
controller to generate the switching signals for the VSC switches. This technique ensures
that the actual compensation current follows the reference value. Here the hysteresis control
technique is used to obtain the switching signals for the VSC switches.
The mode of operation of the hysteresis control technique is shown in Fig. 3.9 and Fig. 3.10
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where a tolerance band around the reference current i∗A is compared with the actual phase
current iA [14].
Figure 3.9: Hysteresis Current Control Theory [14]
Figure 3.10: Hysteresis Current Control Concept [14]
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If the actual current goes beyond the upper tolerance band, then switch TA− is turned on and
switch TA+ is turned off. This process reverses if the actual current goes below the lower tolerance
band. Switching frequency varies along the current waveform and it depends on how fast the
current changes from the upper to the lower tolerance band limit and vice versa.
3.4 Chapter Summary
This chapter presents the configuration of the transmission system along with the operating prin-
ciples of the SAF. This understanding of the complete system is done by categorizing the system
in to a CSC-HVDC transmission system, control circuit and SAF power circuit. The CSC-HVDC
transmission system defines the system parameters and the rationale behind their selection. SAF
power circuit presents the system operation and function of all the components used. The SAF
control circuit explains the functions of the both controllers used in this simulation. This chapter




The generalized p-q theory is based on a set of instantaneous power defined in the time domain.
According to this theory, under distorted source voltage conditions, it is impossible to compensate
the harmonics in the load current and force the source current to simultaneously
• Draw a constant instantaneous active power from the source.
• Draw a sinusoidal current from the source.
• Draw the minimum rms value of the source current that supplies the same amount of load
current.
These three conditions lead to the derivation of the following three control methods [17] for com-
pensating the harmonics in the system.
• Constant instantaneous power control: In this method, SAF compensates the oscillating real
power, thus making the non linear load draw a constant instantaneous active power from the
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source. This strategy can be used if the objective of SAF is to remove all the real power
oscillations between the source and load.
• Sinusoidal current control: This method is used if the objective of the SAF is to draw bal-
anced and sinusoidal current from the source. SAF also compensates for the reactive power
to ensure that the fundamental positive sequence voltage component is in phase with the
compensated current.
• Generalized Fryze current control: This method produces minimum ohmic losses in the trans-
mission lines by drawing minimum rms current from the source for the non-linear load.
Sinusoidal current control method has been chosen for the SAF controls. This strategy derives
a reference current which compensates all the harmonic components and the fundamental negative
sequence components to make the compensated current sinusoidal and balanced. SAF behaves as
a three-phase controlled current source.
4.2 SAF Control Strategy
The control block diagram of the sinusoidal current control method is shown in the Fig. 4.1. The in-
put to this control block is the load current and the instantaneous source voltage at PCC. The source
voltage is non-sinusoidal due to the harmonics generated by the non-linear load. The fundamental
positive sequence detector extracts the fundamental positive sequence component from the source
voltage at PCC. This signal along with the load current is transformed from a three-phase signal to
stationary reference frame coordinates using Clarke’s transformation. Instantaneous power com-
putation block computes the real and imaginary power. The calculated real power is separated in
to average and oscillating power using a LPF.
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Oscillating real power and imaginary power should be compensated to remove the harmonics
from the system. These portions of the power are processed in the compensating SAF current
computation block and then transformed back in to three-phase instantaneous reference compen-
sating current signal using inverse Clarke transformation block. PWM current controller compares
this reference compensating current with actual compensating current produced by VSC, using the
hysteresis control method, to generate the switching signals for the switches in the VSC. In addi-
Figure 4.1: Block Diagram of Control Strategy
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tion to harmonic current compensation, the VSC also compensates for the reactive power. In this
simulation, the fifth and seventh LPFs are replaced with the SAF, so the reactive power initially
supplied by the LPFs is now being provided by the SAF.
The control blocks as designed in EMTP are shown in the Fig. 4.2. The function and the
implementation of these control blocks are explained in the following sections.
Figure 4.2: Proposed Control Strategy in EMTP
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4.3 Control Blocks
4.3.1 Fundamental Positive Sequence Detector
The EMTP implementation of the fundamental positive-sequence voltage detector is shown in
Fig. 4.3.
Figure 4.3: Fundamental Positive Sequence Detector in EMTP
The voltage at the PCC bus is distorted. The fundamental positive sequence detector block
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detects the fundamental positive sequence component of the distorted PCC bus voltage instan-
taneously. A proper detection of the phase angle and the frequency of the fundamental positive
sequence voltage detector ensures that source current supplies the average real power only.
Fig. 4.4 shows the simulated source voltage waveform of phase a and the output signal from
the fundamental positive sequence detector.
Figure 4.4: Simulations - Fundamental Positive Sequence Detector Block
This detector detects the system frequency and the phase angle of the fundamental positive
sequence component of the distorted voltage waveforms to generate a reference sine wave with one
per unit magnitude synchronized with the source voltage. The output of this detector, as shown in
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Fig. 4.4, is a pure sinusoidal waveform although the source voltage waveform is distorted.
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with one per unit magnitude is derived from the auxiliary positive
sequence current at the fundamental frequency (w) detected by PLL circuit using equations (4.2)
and (4.3). The PLL circuit is derived from the models in the examples section of the EMTP-RV.
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These voltages are transformed into instantaneous 3 phase voltages va,vb,vc using inverse


























Clarke transformation projects the three-phase instantaneous voltages / currents into instantaneous
voltage on αβ0 stationary reference frame. This separates the zero sequence components from the
three-phase components and makes the computation easy. This research uses a three-phase, three
wire system, so all the zero sequence components can be eliminated from this transformation.
Figure 4.5: Clarke Transformation in EMTP
The output from the positive sequence detector block va,vb and vc corresponding to the funda-
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mental positive sequence voltages and the load currents iLa, iLb, iLc are transformed into αβ coor-
dinates by means of the Clark transformation block as shown in Fig. 4.5.
Figure 4.6: Simulations - Clarke Transformation Block
Fig. 4.6 shows the simulations of the output from the Clarke’s transformation block. Both the
α and β components of the voltage waveforms from the fundamental positive sequence detector
and load current waveforms are orthogonal to each other.
4.3.3 Instantaneous Power Computation
This block takes the αβ components of the fundamental positive sequence voltage and the load
current, derived from the Clarke transformation block and computes the instantaneous real power
(p) and imaginary power (q) [11] as per equations (4.8) and (4.9).
p = vα · iα + vβ · iβ (4.8)
q = vβ · iα− vα · iβ (4.9)
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The instantaneous power computation shown in equations (4.8) and (4.9) has been simulated in
EMTP as shown in Fig. 4.7. Real power (p) represents the total flow of energy in the circuit in
Figure 4.7: Instantaneous Power Computation in EMTP
a certain time period. This power can be separated in to average power and oscillating power as
shown in equation (4.10). These components of real power have been shown in Fig. 4.8. Real
power represents the energy flow in one direction only whereas oscillating power is a combination
of all the components in the system that do not contribute to the real power flow.
p = p+ p̃ (4.10)
where p is the average power and p̃ is the oscillating power.
This separation of average power from real power is done instantaneously by using a second
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Figure 4.8: Simulations - Real Power Components
order Butterworth LPF with cut off frequency of 180 Hz. This cutoff frequency can be chosen de-
pending upon the frequencies that should be removed from the load current to ensure that the time
delay introduced by this filter does not degenerate the SAF performance. So, this SAF actually
compensates for high frequency current harmonics that produce power harmonics at frequencies
greater than 180 Hz. This ensures a sinusoidal source current, although some low frequency oscil-
lations in real power are still present. This average power p is subtracted from the real power (p)
to calculate the oscillating power.
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4.3.4 Energy Loss at DC Bus computation
DC voltage regulator (not part of this research) determines the small amount of average real power
(ploss) drawn from the source, to keep the DC capacitor voltage within a fixed reference band.
As explained in chapter 3, this research uses a DC battery source to supply the switching and
conduction losses of the switches in the VSC instead of DC capacitor. This implies that the variable
(ploss) has been taken as zero in this research.
4.3.5 Compensating SAF Current computation
SAF should be able to compensate for oscillating power p̃ and instantaneous reactive power.
Fig. 4.9 shows the oscillating real power and imaginary power waveforms in the system. The
role of SAF is to compensate for the oscillating real power and to provide reactive power.
Figure 4.9: Simulations - Compensating Power Block
The waveforms shown in Fig. 4.9 are the inputs to the instantaneous current computation block.
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The block diagram of this computation block has been shown in Fig. 4.10. This block uses the
equations shown below to compute the compensating SAF current in stationary reference frame.














Total Compensating current i∗cα on the α axis is given by the sum of equation (4.11) and (4.12).
i∗cα = iαp̃ + iαq (4.13)














Total Compensating current i∗cβ on the β axis is given by the sum of equation (4.14) and (4.15).
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Figure 4.10: Compensating Current Computation in EMTP
4.3.6 Inverse Clarkes Transformation
Total Compensating current i∗cα and i
∗
cβ computed from the instantaneous current computation
block, is converted in to 3 phase reference current using inverse Clark transformation as shown
in Fig. 4.11.
CHAPTER 4. SAF CONTROLS 62
Figure 4.11: Inverse Clarks Transformation in EMTP
Figure 4.12: Simulation - Reference Compensating Current
The output of this inverse Clarke’s transformation block is the reference compensating signal,
phase a of which is shown in Fig. 4.12. This compensating current is equal in magnitude but
opposite in phase to the harmonics in the system.
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4.3.7 PWM Current Modulation Controller
This research uses the Hysteresis Control Technique in the PWM current modulator to generate
the switching signals for the VSC. In this technique, the actual compensated current signal (ica) is
compared with a predefined hysteresis band around reference compensating signal (i∗ca).
Figure 4.13: Simulations - Hysteresis Current Control Technique
No switching action takes place if the actual signal is within the tolerance band. Switching
occurs when ica tries to go beyond the upper tolerance band or below the lower tolerance band.
The switching frequency depends upon how fast the current changes from upper limit to the lower
limit. This concept has been shown in the Fig. 4.13.
The implementation of this concept in EMTP for phase a has been shown in the Fig. 4.14.
A plus and minus hysteresis band of 10% width is simulated around the reference compensating
current (i∗ca). A decision block checks when the actual compensating current (ica) crosses the band
on either side. When (ica) crosses the lower hysteresis band, reset (R) signal goes high and a flip-
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Figure 4.14: Hysteresis Current Control in EMTP
flop circuit generates a switching signal to turn IGBT 1 ON and IGBT 4 OFF. This causes the
IGBT 1 to be connected to the DC bus in the VSC. Since the DC bus is at a higher voltage, it
causes the ica to rise. Similarly, when ica crosses the higher hysteresis band, set (S) signal goes
high and a flip-flop signal generates a switching signal to turn IGBT 4 ON and IGBT 1 OFF. This
causes the IGBT 1 to be disconnected from the DC bus in the VSC which causes the ica to drop.
The hysteresis bandwidth has a major impact on the switching frequency of the switches in the
VSC, which in turn affects the THD of the bus. Different widths of the hysteresis band have been
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simulated in the following section to derive its relationship with the switching frequency of the
switches. Fig. 4.15 shows the effect of total hysteresis band width of 5% on the switching signals
for IGBT 1 and IGBT 4.
Figure 4.15: Simulations - Hysteresis Controller - 5% Bandwidth
As the actual compensating current (ica) crosses the lower hysteresis band, reset (R) signal
goes high and a flip-flop circuit generates a switching signal to turn IGBT 1 ON and IGBT 4 OFF.
This causes the current ica to rise. When current ica crosses the higher hysteresis band, set (S)
signal goes high and a flip-flop signal generates a switching signal to turn IGBT 4 ON and IGBT
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1 OFF. This causes the IGBT 1 to be disconnected from the DC bus in the VSC which causes the
ica waveform to drop. The estimated average switching frequency with 5% total hysteresis band
width is 4.4 kHz.
Figure 4.16: Simulations - Hysteresis Controller - 10% Bandwidth
Similarly, Fig. 4.16 shows the effect of total hysteresis band width of 10% on the switching sig-
nals for the IGBTs.As the actual compensating current (ica) crosses the lower and upper hysteresis
band, corresponding switching signals are generated for the IGBT 1 and IGBT 4. The estimated
average switching frequency with 10% total hysteresis band width is 4.06 kHz.
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Fig. 4.17 shows the effect of total hysteresis band width with 20% of the total reference com-
pensation current.
Figure 4.17: Simulations - Hysteresis Controller - 20% Bandwidth
The estimated average switching frequency with 20% total hysteresis band width is 3.44 kHz.
From these figures, we can conclude that the switching frequency of hysteresis controller is not
fixed and it depends upon the number of times the actual compensating current hits the hysteresis
band. The width of the hysteresis band plays an important role in determining the switching
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frequency. An increase in width causes the actual compensating current to hit the upper or lower
band less frequently, leading to a decrease in switching frequency whereas a decrease in width
causes the actual compensating current to hit the upper or lower band more often, leading to an
increase in switching frequency. Table. 4.1 and Fig. 4.18 summarizes the effect of hysteresis
bandwidth on the switching frequency and THD of the source voltage at PCC.
Table 4.1: Effect of Hysteresis Bandwidth
Width Switching Frequency THD - Source Voltage
5% 4.4 kHz 3.8%
10% 4.06 kHz 4.6%
20% 3.44 kHz 6.02%
Figure 4.18: Effect of Hysteresis Bandwidth
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4.4 Chapter Summary
This chapter presents the controls strategy used for the proposed SAF. The rationale behind using
the sinusoidal current control method to force the compensated source current to become sinu-
soidal has been explained. This required the SAF to compensate all harmonic components and
the fundamental components that differed from the fundamental positive sequence current. The
fundamental positive sequence detector is able to extract the instantaneous fundamental positive
sequence detector. The real and imaginary powers are calculated using the equations presented in
the chapter to determine the components responsible for the harmonics in the system. These har-
monic components are processed in SAF controller to generate the reference compensating current.
Reference and the actual compensated current are compared in hysteresis band PWM controller
to generate the switching signals for the VSC. Different hysteresis band widths were simulated
to derive the effect of the bandwidth on the switching frequency. An increase in width leads to a
decrease in switching frequency whereas a decrease in width causes an increase in switching fre-
quency. All the control blocks were simulated to validate the purpose of these blocks in generating




This chapter presents the simulation results of the proposed SAF in EMTP-RV. Initially the wave-
forms of key signals of the transmission system with no SAF compensation are presented. Then
the results with SAF compensation are presented to validate the generalized p-q instantaneous the-
orem. Later on, the THD analysis for the proposed SAF is carried out and compared with the
results obtained with no compensation. Finally, the operation of SAF and the proposed compensa-
tion scheme is simulated under transient and a number of different AC / DC fault conditions to test
the performance of the filter. All the simulations in this Chapter have been shown for the phase a,
as the output of the SAF filter is a balanced waveform.
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5.2 Steady state simulations
5.2.1 Simulations Results with no SAF compensation
A CSC converter connected to an AC bus behaves as a non linear load. This load generates har-
monics into the power system. Fig. 5.1 shows the distorted waveform of source voltage (vsa) for
phase a. This distortion is due to the harmonic current due to the load harmonics and the additional
voltage drop of this current in the source impedance.
Figure 5.1: Simulations - No SAF Compensation
Fig. 5.1 shows the highly distorted load current (iLa) waveform of phase a. This waveform
consists of a fundamental current component supplying the load and a harmonic current in the
waveform injected by the non linear load.
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Fig. 5.2 shows the distorted waveform of source current (isa) waveform (phase a) caused by the
inflow of harmonic currents.
Figure 5.2: Simulations - No SAF Compensation
The fifth and seventh harmonics in the load current (iLa), source voltage (Vsa) and source current
(Isa) have been summarized in Table. 5.1 and shown graphically in Fig. 5.3.
Table 5.1: Harmonic Magnitude - No SAF Compensation
Signal Magnitude-5th Harmonic Magnitude-7th Harmonic
Source Voltage 0.22 pu 0.086 pu
Load Current 0.105 pu 0.079 pu
Source Current 0.38 pu 0.096 pu
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Figure 5.3: Harmonic Magnitude - No SAF Compensation
5.2.2 Simulation Results with SAF compensation
This section presents the simulation results with the SAF filter connected at the PCC. The instanta-
neous distorted source voltage waveforms and load current waveforms are the inputs to the control
theorem of the SAF.
SAF is turned on after 0.35 sec to give adequate time to stabilize the DC current. SAF con-
troller computes the reference compensating current (i∗ca) and VSC generates the actual compen-
sating current signals (ica) to reduce the harmonics from the source current. The compensating
current waveforms in Fig. 5.4 show that the actual compensating current follows the reference
compensation current very closely.
Fig. 5.5 shows the steady state waveforms of source voltage and load current after the SAF
has been turned on. There is a remarkable improvement in the source voltage, as can be seen by
comparing the magnitude of fifth and seventh harmonic of source voltage (vsa) in Table. 5.2 with
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Figure 5.4: Simulations - Compensating Current Waveforms
Figure 5.5: Simulations - SAF Compensation
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the initial magnitude with no SAF in Table. 5.1. This proves the SAFs ability to compensate the
harmonics to keep the source voltage (vsa)waveform sinusoidal.
Fig. 5.6 shows the source current (isa) of phase a after the SAF is turned on. This filter generates
a compensating current which is equal in magnitude but opposite in phase to the harmonics in the
source current. This compensating current is injected into the point of common coupling (PCC)
through a coupling transformer and an interface inductor. The source current (isa) is no longer
distorted as can be seen by comparing the magnitude of harmonics in Table. 5.2 with Table. 5.1.
Figure 5.6: Simulations - SAF Compensation
The magnitude of fifth and seventh harmonics in the load current (iLa), source voltage (vsa) and
source current (isa) with SAF compensation have been summarized in Table. 5.2. Fig. 5.7 shows
the magnitude of the fifth and seventh harmonic graphically for source voltage, source current and
load current, after the SAF has been turned ON.
So under steady state conditions, when compared to system with no compensation in Fig. 5.3,
SAF reduces the load harmonics and the distortions in the source voltage.
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Table 5.2: Harmonic Magnitude - SAF compensation
Signal Magnitude-5th Harmonic Magnitude-7th Harmonic
Source Voltage 0.035 pu 0.03 pu
Load Current 0.105 pu 0.12 pu
Source Current 0.007 pu 0.05 pu
Figure 5.7: Harmonic Magnitude - SAF compensation
5.2.3 Summary of Steady State Harmonic Analysis
With SAF turned on, there has been a significant reduction in the distortion levels in the source
current, load current and source voltage as shown in Fig. 5.8, Fig. 5.9 and Fig. 5.10. Fig. 5.8 shows
the impact of SAF compensation on the fifth harmonic. Both source voltage and source current
show a significant reduction of fifth harmonic after SAF was turned ON. The fifth harmonic for
load current does not show any change because the objective of SAF is to prevent the penetration
of load harmonics. Different solutions exist for reducing load harmonics which are out of scope
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Figure 5.8: Comparison- Fifth Harmonic Compensation
for this research. Fig. 5.9 shows the impact of SAF compensation on the seventh harmonic. Both
Figure 5.9: Comparison- Seventh Harmonic Compensation
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source voltage and source current show a significant reduction of seventh harmonic. The seventh
harmonic magnitude for load current does not show any change, similar to the fifth harmonic.
Table. 5.3 shows the % THD reduction in the fifth and seventh harmonic for source voltage and
current at PCC. The SAF reduces the THD of the given system within 5% limit. These results have
been shown graphically in Fig. 5.10.
Table 5.3: THD of Source Voltage and Source Current Bus with SAF compensation
Signal THD - No Compensation THD After Compensation
Source Voltage 23.6% 4.6%
Source Current 39.2% 5.04%
Figure 5.10: THD Analysis - Source Voltage and Source Current Bus
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THD of source voltage and source current can be improved further by changing the cut off
frequency of HPF from eleventh harmonic to seventeenth harmonic and by adding LPFs for the
eleventh and thirteenth harmonic. These LPFs will increase the total cost of the system. So, a
tradeoff has to be made between the cost and the desired THD level. This iteration has been listed
in the suggestions for future research in Chapter 6.
This complete section shows that the SAF and the instantaneous p-q theory used in this research
is capable of the reduction of harmonics under steady state conditions.
5.3 Transient Tests
5.3.1 Introduction
In this section, SAF model is subjected to a number of transient conditions including a step change
in DC reference current and various AC / DC fault conditions. Transient tests are used to evaluate
the response of the SAF. These simulations are done to ensure that the SAF is able to recover from
these transient conditions without affecting the stability of the complete system.
5.3.2 Response to step change of 60% in DC load current
In this test, DC load current was subjected to a step change of 60% at 0.6 sec for a duration of 0.1
sec. As shown in Fig. 5.11 the DC load current reduces to 0.4 pu and then climbs back to 1 pu
after the step change is removed. This reduction in DC current causes the power supplied to the
load to decrease, which in turn causes the source current and the load current to drop as shown in
Fig. 5.11. Both source current and load current waveforms are also able to return to their original
magnitude within 0.1 sec after the step is removed.
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No change is observed in the compensating current in Fig. 5.12. This indicates that even during
a step change in DC reference current, SAF continues to provide harmonic compensation for the
system. There is no effect on the AC bus voltage as there has been no change in the compensating
current.
Figure 5.11: Simulations - Step change of 60% in DC current reference
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Figure 5.12: Simulations - Step change of 60% in DC current reference
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5.3.3 Single Phase to Ground Fault at AC Bus with fault impedance
In this transient fault simulation, a single phase to ground fault was simulated at phase a of the AC
bus at 0.6 sec for a duration of 0.1 sec. A small impedance of 10 Ω was used in the fault circuit
to simulate the condition of single phase to ground fault at the AC bus with fault impedance. This
small impedance simulates the condition of a tree limb falling on a single phase of a three-phase
AC bus, creating a path for the ground fault.
Due to this fault impedance, the source voltage in phase a drops to 0.5 pu during the fault. The
voltage waveforms are unbalanced, which in turn causes the AC source current at PCC and load
current also to become unbalanced. The load current drops to almost zero in phase a, which causes
a no load condition on the phase a. The source current jumps to almost 5 pu, which makes the
source current unbalanced. This in turn causes the SAF compensation current to become unbal-
anced. DC load current also drops and harmonics due to this asynchronous fault are visible in the
DC load voltage too. All the parameters are able to return to steady state conditions within 0.1 sec
after the fault is removed. Simulation results are shown in Fig. 5.13 and Fig. 5.14.
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Figure 5.13: Simulations - Single phase LG fault
CHAPTER 5. RESULTS AND ANALYSIS 84
Figure 5.14: Simulations - Single phase LG fault
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5.3.4 Three-phase to Ground Fault at AC Bus
In this transient fault simulation, a three-phase to ground fault was applied at the AC bus at 0.6 sec
for a duration of 0.1 sec. A small impedance of 5 Ω was inserted in the fault to simulate real life
conditions.
As shown in Fig. 5.15, AC source voltage almost drops to zero in all three phases. There is
no power supplied to the load which causes the AC load current to also drop to zero. The drop in
AC source voltage causes the DC load current and DC load voltage to drop to zero as shown in
Fig. 5.16. DC load voltage returns to 1 pu because a constant voltage source has been used as an
inverter in the HVDC system. With the sudden drop in load current, the source current shoots up
which causes the compensating current to shoot up to keep this increased source current balanced
as shown in Fig. 5.16. Once the fault is removed, the source current and source voltage show
transients before reaching steady state conditions. The system is able to return to steady state
conditions within 0.1 sec after the fault is removed.
CHAPTER 5. RESULTS AND ANALYSIS 86
Figure 5.15: Simulations - 3 phase LG Fault at AC Bus
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Figure 5.16: Simulations - 3 phase LG Fault at AC Bus
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5.3.5 Three-phase to Ground Fault at AC Bus with fault impedance
In this transient fault simulation, a three-phase to ground fault was applied at the AC bus was
applied at the AC bus at 0.6 sec for a duration of 0.1 sec. Generally solid phase to ground faults are
rare. In practical conditions, a storm could cause a tree limb to fall on the transmission line. A tree
limb would provide a path of small impedance to this fault condition. SAF should be able to restore
itself to the original conditions once the fault is removed quickly. This condition is simulated by
using a resistor of 30 Ω impedance and a small inductance in the fault.
Fig. 5.17 shows that AC source voltage drops to 0.9 pu due to the inductive nature of the fault
impedance. This reduces the power supplied to the load which causes the load current to drop.
The drop in AC source voltage causes the DC load current and DC load voltage to also drop in
Fig. 5.18. DC load voltage returns to 1 pu because a constant voltage source has been used as
an inverter in the HVDC system. The sudden drop in load current creates a no load condition,
causing the source current to shoot up. The compensating current shoots up to cope up with the
increased source current. Once the fault is removed, the source voltage, source current and load
current return to steady state conditions within 0.1 sec.
Fig. 5.17 and Fig. 5.18 show the simulation waveforms of this complete fault along with the
recovery of different signals to the steady state operation, after the fault is removed.
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Figure 5.17: Simulations - 3 phase LG Fault at AC Bus with fault impedance
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Figure 5.18: Simulations - 3 phase LG Fault at AC Bus with fault impedance
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5.3.6 Fault at DC Bus
In this simulation, a fault was applied at the DC bus at 0.6 sec for a duration of 0.1 sec. Simulation
results are shown in Fig. 5.19 and Fig. 5.20. As soon as the fault was applied, DC current shoots up
to 3.5 pu as there is no load and the DC voltage drops. The drop of DC voltage eventually causes
the DC current to drop. Load current, source current and source voltage have high distortions due
to sudden changes in DC voltage and current. As soon as fault is removed, compensating current
from SAF stabilizes the source voltage which in turn brings the source current and load current to
steady state condition within 0.1 sec.
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Figure 5.19: Simulations - Ground fault at DC Bus
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Figure 5.20: Simulations - Ground fault at DC Bus
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5.4 Summary
This chapter presents the results obtained from the steady state and transient simulations done
on the system. These tests were performed to gauge the effectiveness of the proposed SAF in
harmonic mitigation.
In the steady state operation, the SAF was able to provide harmonic mitigation within 0.1 sec
of it turning on. During the transient test of step change of 60% for 0.1 sec, all the waveforms
were able to return to steady state conditions within 0.1 sec after the fault is removed. The SAF
was able to provide the compensating current without any change during this step change and no
variation in source voltage was observed.
AC / DC faults involved simulating the real life conditions of tree limbs falling on the lines and
causing line to ground faults with or without fault impedance. In all these fault conditions, source
current and source voltage waveforms were distorted but the system was able to stabilize within
0.1 sec after the fault is removed.
This chapter validates the performance of the SAF under all the conditions it was tested.
Chapter 6
Conclusions
This thesis has presented the development of a SAF for mitigating the fifth and seventh harmonic
in a CSC based HVDC transmission system. This SAF has been implemented in EMTP-RV, a very
powerful simulation software. The understanding of the concept of SAF was done by benchmark-
ing the previous research works and related literatures. This is followed by the analysis and design
of the proposed SAF. Detailed description of the proposed SAF along with the control strategy is
provided to offer an overview of the operation principle. The p-q control strategy with the sinu-
soidal current control method was used to estimate the reference current and the complete model
was simulated in EMTP-RV. The harmonic filtering performance of the proposed SAF was vali-
dated by detailed THD analysis and the results conclude that the SAF is able to work effectively in
place of passive LPF. The results obtained during the transient tests indicate the versatility of this
filter under a number of fault conditions.
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This research work has led to the following contributions:
• Design of SAF for the research: The SAF was able to limit the propagation of load harmon-
ics in the system, thus preventing the deterioration of power quality at PCC. The proposed
SAF was able to reduce the THD of the source voltage and source current bus to within 5%
of the magnitude of the fundamental component.
• Application of p-q instantaneous theorem: This theory has been successfully used in num-
ber of practical applications and implementation of this theory in EMTP-RV will accelerate
the future research process and more efficient implementation. Harmonics were detected
accurately and the actual compensating current follows the reference compensating current
generated by the controller. Sinusoidal current strategy method was used effectively in this
research to prevent the penetration of load harmonics in the system and to mitigate the dis-
tortions in the source voltage.
• Implementation in EMTP-RV: This model was simulated in EMTP-RV software and all
the control blocks were found to be functioning as per the design intent.
• Simulation: The operation of this SAF under steady state, transient and AC / DC fault
conditions was successfully demonstrated. The SAF was able to recover to its steady state
condition within 0.1 sec after the fault was cleared.
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6.1 Recommendations for future work
Following are the recommendations for future work:
• This work can be used as a baseline for future research. Since there are a number of research
papers on different control strategies, simulation models can be developed for all of these
strategies.
• A real transmission / distribution model can be obtained from the utilities and all these con-
trol strategies can be tested and compared. Since a number of utilities use this software for
simulations, this could provide an off the shelf solution with minimum turn around time.
• An experimental setup of this research could help in a better validation and re-inforcement
of the control strategy.
• DC battery in the VSCs DC bus should be removed and replaced by a capacitor. A modifica-
tion will be required in the SAF controller to provide the necessary power for the switching
losses in the VSC.
• THD of source voltage and source current can be improved further by changing the cut off
frequency of HPF from eleventh harmonic to seventeenth harmonic and to add LPFs for the
eleventh and thirteenth harmonic.
Appendix A
AC High Pass Passive Filter Calculations
This HPF is connected to PCC and it is tuned to 660 Hz (11th characteristic harmonic). This filter
removes all the high frequency harmonics generated by the non linear load.
Nominal Rating of the HPF (PHPF ) = 100 MVA.
Tuned Harmonic Number (n) = 11.
Fundamental Angular frequency w f = 377 rad/sec.
Base Source Voltage Vll = 230 kV (rms).










RHPF = w f ∗LHPF ∗Q (A.3)
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we get
CHPF = 5 µF
LHPF = 11.6 mH
RHPF = 218.6 Ω
The block diagram of the filter is shown in Fig. A.1 The frequency response of the HPF in Fig. A.2
Figure A.1: 2nd order HPF
shows that the HPF has been tuned to a frequency of 660 Hz.
Figure A.2: Simulation - Frequency Response of HPF
Appendix B
Ripple Filter Calculations
This RF is connected to the SAF and it is tuned to 1200 Hz. This filter removes all the high
frequency harmonics generated due to the switching of the IGBTs in the VSC. Nominal Rating of
the RF (PRF ) = 2.5 MVA.
Tuned Harmonic Number (n) = 20.
Fundamental Angular frequency w f = 377 rad/sec.
Base Source Voltage Vll = 50 kV .










RRF = w f ∗LHPF ∗Q (B.3)
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we get
CRF = 2.7 µF
LRF = 6.6 mH
RRF = 125 Ω
The block diagram of the filter is shown in Fig. B.1 The frequency response of the RF in Fig. B.2
Figure B.1: 2nd order RF
shows that the HPF has been tuned to a frequency of 1200 Hz.
Figure B.2: Simulations - Frequency Response of RF
Appendix C
System Parameters
Table C.1: System Parameters Values used in the Simulation
Circuit Parameter Parameter Value
AC system 400 MVA, 230 kV L-L
DC Rectifier 250 kV 1.6 kA
DC Inverter 242 kV
High Pass Filter 100 MVA, tuned to 660 Hz
Ripple Filter 2.5 MVA, tuned to 1200 Hz
Coupling Transformer 100 MVA, 230 kV/50 kV, Yg-Y




Figure D.1: Power Circuit
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Figure D.2: Main EMTP Circuit
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Figure D.3: Control Circuit
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Figure D.4: Fundamental Positive Sequence Detector
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Figure D.5: Hysteresis Controller
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Figure D.6: SAF Power Circuit
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